



MODELING AND CONTROL OF SPLIT CAPACITOR TYPE ELEMENTARY ADDITIONAL SERIES POSITIVE OUTPUT SUPER LIFT CONVERTER

T. S. Saravanan¹, R. Seyezhai² and V. Venkatesh¹

¹Rajalakshmi Engineering College, Thandalam, Chennai, Tamil Nadu, India

²SSN College of Engineering, Kalavakam, Chennai, Tamil Nadu, India

E-Mail: subramaniansara@gmail.com

ABSTRACT

Super lift converter is a new series of DC/DC converter possessing high voltage transfer gain, high efficiency, reduced ripple voltage and current. Super lift technique armed by split capacitors increases the output voltage in higher geometric progression. This paper focuses on splitting the input side capacitor of the additional series positive output super lift converter in order to obtain a high voltage transfer gain. The proposed super lift converter is modeled using state space averaging technique. A suitable PI controller has been designed to regulate the converter against audio susceptibility and output impedance variation. Simulation study of the proposed converter along with the controller has been carried out in MATLAB/SIMULINK to investigate the static and dynamic response of the converter.

Keywords: model, super lift converter, split capacitors, high voltage transfer gain, PI controller.

INTRODUCTION

Super lift converter for a given input voltage, the output voltage increases stage by stage in geometric progression. Voltage conversion from line side to load side output voltage V_0 . Positive Output Super Lift Converter (POS LC) is a new series of DC to DC converter possessing high voltage transfer gain, high power density, high efficiency, reduced ripple voltage and current. It effectively increases the voltage transfer gain in higher proportion [1-4]. Split capacitor type positive output super lift converter splits the energy storage element capacitor into α part, effectively increases the energy storage in each capacitor. The stored energy in the inductor and capacitor is pumped to the load.

Split stage in POS LC converter is defined as α stage, if $\alpha = 2$ the input capacitor in the circuit topology is splitted into two capacitors in the circuit which is charged to the supply voltage when the switch is in the ON condition. Positive output super lift converter is classified into two series namely main series and additional series, these two series differs from the number of energy storage elements used in their topology.

Proportional Integral (PI) controller has been implemented for the proposed DC-DC converter. PI control techniques offer stability, large line and load variation robustness, good dynamic response. PI control is chosen to ensure fast dynamic response for line side and load side disturbances with output voltage regulation.

In this paper, state-space averaged model for split type elementary additional series positive output super lift converter (SEPOS LLC) has been derived. The static and dynamic performance of PI control for split type elementary additional series positive output super lift converter has been studied in Matlab/Simulink. Details on operation, analysis, control strategy and simulation results for split type elementary additional series positive output super lift converter (SEPOS LC) has been presented in the subsequent sections.

CONVERTER OPERATION AND MODELING OF SPLIT TYPE POSITIVE OUTPUT SUPER LIFT CONVERTER

A. Circuit description and operation

The circuit diagram of the split capacitor type positive output super lift converter is shown in Figure-1. It includes DC supply voltage V_{in} , capacitors C_1 to C_3 , C_{11} , C_{12} , inductor L , power switch (n-channel MOSFET) S , freewheeling diodes D_1 to D_7 , D_{11} and D_{12} and load resistance R .




Figure-1. Split capacitor type elementary additional series positive output super lift converter.

In the description of the converter operation, it is assumed that all the components are ideal and also split capacitor type elementary additional series positive output super lift converter operates in a continuous conduction mode. Figures 2 and 3 shows the modes of operation of the converter. The voltage across the capacitors C_1 and C_2 are charged to V_{in} during the on state of the switch under the steady state condition.




Figure-2. Model 1 operation.

The current i_L flowing through inductor L increases with voltage V_{in} during switching-on period kT .




Figure-3. Mode 2 operation.

Inductor L decreases with voltage $- [V_o - V_1 - V_{in}]$ during switching-off period $(1 - k) T$. The inductor current increases during switch S on, and decreases during switch S off. The peak to peak current ripple in the inductor is the same during steady state operation and it is given as:

$$\Delta i_{iL} = \frac{V_{in}}{L} kT = \frac{V_o - V_1 - V_{in}}{L} (1-k)T \tag{1}$$

$$V_o = \left(\frac{1}{1-k} + \frac{3-2k}{1-k} \right) V_{in} \tag{2}$$

The voltage transfer gain is:

$$G = \frac{V_o}{V_{in}} = \left(\frac{1}{1-k} + \frac{3-2k}{1-k} \right) \tag{3}$$

The input current i_{in} is equal to $(i_L + i_{C1} + i_{C2})$ during switching-on and only equal to i_L during switching-off. Capacitor current i_{C1} and i_{C2} is equal to i_{C3} during switching-off. In steady state, the voltage across the capacitor C_1, C_2 is equal to V_{in} . The following relations are obtained [5].

$$\begin{aligned} i_{in-off} &= i_L - off = i_{C1-off} + i_{C11-off} \\ i_{in-on} &= i_L - on + i_{C1-on} + i_{C2-on} \end{aligned} \tag{4}$$

$$i_{C1-on} = \frac{I_o}{k}$$

If inductance L_1 is large enough, i_L is nearly equal to its average current I_L . Therefore

$$\begin{aligned} i_{in-off} &= I_L = i_{C1-off} + i_{C11-off} \\ i_{C1-off} &= i_{C2-off} = i_{C3-off} \\ i_{in-off} &= I_L = \frac{2I_o}{(1-k)} \end{aligned} \tag{5}$$

$$i_{C1-off} = i_{C2-off} = \frac{I_o}{(1-k)}$$

And average input current:

$$I_{in} = ki_{in-on} + (1-k)i_{in-off} = \frac{4I_o}{(1-k)} \tag{6}$$

The variation ratio of inductor current i_L is:

$$\zeta = \frac{\Delta i_L / 2}{I_L} = \frac{k(1-k)^2 R}{8(4-2k)L_1 f} \tag{7}$$

The ripple voltage of output V_o is:

$$\Delta V_o = \frac{\Delta Q}{C_{12}} = \frac{(1-k)T I_o}{C_{12}} = \frac{(1-k)V_o}{f C_{12} R} \tag{8}$$

Therefore, the variation ratio of output voltage V_o is:

$$\zeta = \frac{\Delta V_o / 2}{V_o} = \frac{(1-k)}{2RfC_{12}} \tag{9}$$

B. State space modeling

State variables $X_1, X_2, X_3, X_4, X_5, X_6$ are chosen as the current i_{L1} , the voltage $V_{C1}, V_{C2}, V_{C3}, V_{C11}, V_{C12}$, respectively. From Figure-2 When the switch is closed, the state space equation is given as:

$$\begin{cases} \dot{X}_1 = \frac{U_1}{L} \\ \dot{X}_2 = \frac{U_1}{R_{in}(C_1 + C_2)} - \frac{X_1}{(C_1 + C_2)} \\ \dot{X}_3 = \frac{U_1}{R_{in}(C_1 + C_2)} - \frac{X_1}{(C_1 + C_2)} \end{cases} \tag{10}$$

$$\dot{X}_4 = \frac{A * U_1}{R_{in}(C_1 + C_2)} - \frac{X_1}{(C_1 + C_2)}$$



$$\dot{X}_5 = \frac{B * U_1}{R_{in}(C_1 + C_2)} - \frac{X_1}{(C_1 + C_2)}$$

$$\dot{X}_6 = -\frac{X_6}{RC_{12}}$$

In Figure-3 when the switch is open, the state space equation of split capacitor type elementary additional series positive output super lift converter is given as

$$\begin{cases} \dot{X}_1 = \frac{k * U_1}{(1-k) * L} \\ \dot{X}_2 = \frac{X_1}{D * (C_1 + C_{11})} \\ \dot{X}_3 = \frac{X_1}{D * (C_1 + C_{11})} \\ \dot{X}_4 = E * X_1 \\ \dot{X}_5 = F * X_1 \\ \dot{X}_6 = -\frac{X_6}{RC_{12}} \end{cases} \quad (11)$$

Where the A, B, C, D, E, F are constants. They are given below:

$$\begin{cases} A = B = (3 - 2k / 1 - k) * (C_{11} / C_3) \\ C = (3 - 2k / 1 - k) \\ D = 1 / (C_1 + C_{11} * (3 - 2k / 1 - k)) \\ E = 1 / (C_2 + C_{11} * (3 - 2k / 1 - k)) \\ F = (C_1 * C) / (C_3 * C_1 + C_{11} * C_3 * C) \end{cases} \quad (12)$$

By using state space averaging method [6] [9], the state space averaged equation in matrix form of the split capacitor type elementary additional series positive output super lift converter is given as:

$$V = AV + BU \quad (13)$$

Its output equation is given as:

$$V_0 = V_{C12} \quad (14)$$

Where R_{in} is internal resistance of source, u_1 is input variable, k is duty cycle or the status of the switches, X_1, X_2, X_3, X_4, X_5 and X_6 are the vectors of the state variables ($i_{L1}, V_{C1}, V_{C2}, V_{C3}, V_{C11}, V_{C12}$) and their derivatives respectively.

DESIGN OF PI CONTROL

The PI control is designed to ensure the specified desired nominal operating point, to regulate the voltage for split capacitor type elementary additional series positive output super lift converter, so that it stays very closer to the nominal operating point in the case of sudden disturbances and components variations.

The PI control settings proportional gain (K_p) and integral time (T_i) are designed using Zeigler - Nichols

tuning method. Values of L and T obtained from open loop of split capacitor for enhanced positive output super lift converter are as follows:

$L = 0.0002s$ and time constant $T = 0.004s$. The delay time and time constant are determined by drawing a tangent line at the inflection point of the S-shaped curve and determining the intersections of the tangent line with the time axis and line output [7]. Ziegler and Nichols suggested to set the values of $K_p = 1.8$ and $T_i = 0.0066 s$ [8].




Figure-4. S- Shaped curve of open loop response of SEPOSLC.




Figure-5. Simulink simulation model of PI control.

The PI control optimal setting values (K_p and T_i) are obtained by finding the minimum values of integral of square of error (ISE), integral of time of square of error (ITAE) and integral of absolute of error (IAE) [10], which is listed in Table-1.

Table-1. Simulated results of minimum values of ISE, IAE, ITAE and optimal setting values of K_p and T_i

ISE	IAE	ITAE	K_p	T_i (s)
0.00154	0.0154	0.3059	0.01205	0.0133

SIMULATION RESULTS

The validation of the system performance is done for five regions viz. transient region, line variations, load variations, steady state region and also component variations. Simulations have been performed on the split



capacitor type elementary additional series positive output super lift converter circuit with parameters listed in Table-3. The static and dynamic performance of the converter has been studied using MATLAB/SIMULINK model as depicted in Figure-6. It can be seen that error is computed by comparing the output voltage of converter with the reference voltage. Output of the PI controller is change in duty cycle of the power switch (n - channel MOSFET).

Table-2. Parameters of split capacitor type elementary additional series positive output super lift converter.

Parameters Name	Symbol	Value
Input voltage	V_{in}	12V
Output voltage	V_o	72V
Inductor	L	100 μ H
Capacitors	C_1 to C_5	30 μ F
Nominal switching frequency	f_s	100kHz
Load resistance	R	50 Ω
Range of duty cycle	k	0.3 to 0.9
Desired duty cycle	k	0.5




Figure-6. Simulation model of PI control with split capacitor type elementary additional series positive output super lift converter.

A. Transient region

Figure-7 shows the output voltage and the inductor current of PI with POESLLC in the transient region. It can be found that the converter output voltage and inductor current has a negligible overshoot and settled at time of 0.037 s in this region with designed PI control.





Figure-7. Inductor current and output voltage in a transient region.

B. Line variations

Figure-8 shows the variation of output voltage of PI control with split capacitor type positive output super lift converter for the input voltage step change from 12 V to 9V (-30 % line disturbance). It can be found that converter output voltage has a maximum overshoot of 16 V and 0.02 s settling time with designed PI control. Figure-9 shows the variation of output voltage of PI control with split capacitor type elementary additional series positive output super lift converter for the input voltage step change from 12 V to 15V (+30 % line disturbance). It can be found that converter output voltage has a maximum overshoot of 18 V and 0.028 s settling time with designed PI control.




Figure-8. Output voltage when input takes a step change from 12 V to 9 V.




Figure-9. Output voltage when input takes a step change from 12 V to 15 V.



C. Load variations

Figure-10 shows the variation of output voltage with the step change in load from 50Ω to 60Ω (+ 20% load disturbance). It could be seen that there is a small overshoot of 0.5 V and steady state is reached with a very less time of 0.003 s.




Figure-10. Output voltage when load resistance makes a step changes from 50Ω to 60Ω .

Figure-11 shows another variation of output voltage with step change in load from 50Ω to 40Ω (-20% load disturbance). It could be seen that there is a small overshoot of 0.5 V and steady state is reached with a very small time of 0.004 s.




Figure-11. Output voltages when load resistance makes a step changes from 50Ω to 40Ω .

D. Steady state region

Figure-12 shows the instantaneous output voltage and current of the inductor current in the steady state it is evident from the figure that the output voltage ripple is very small about 0.45V and the peak to peak inductor current is 0.55A while the switching frequency is 100 kHz.




Figure-12. Output voltage and inductor current in steady state region.

E. Circuit components variations

An interesting result has been illustrated in Figure-13, which shows response for the variation in capacitor value from $30 \mu\text{F}$ to $120 \mu\text{F}$. There is no wide variation in the output peak overshoot and settling time. The capacitor change has no severe effect on the steady state voltage across the load. Figure-14 shows the output voltage for inductor variation from $100 \mu\text{H}$ to $300 \mu\text{H}$ and the change has no severe effect on the converter behavior due to the efficient developed PI control.




Figure-13. Output voltage when capacitors variation from $30 \mu\text{F}$ to $120 \mu\text{F}$.




Figure-14. Output voltage when inductor varies from 100 μ H to 300 μ H.

COMPARISON OF OUTPUT VOLTAGE IN VARIOUS TOPOLOGIES OF DC/DC CONVERTERS

Table-3 shows the comparison of voltage transfer gain for different topologies of DC / DC converter with a

varying duty cycle for an input voltage of 12 V. Graphical representation of output voltage versus duty cycle for different topology of DC / DC converter are shown in Figure-15.

Table-3. Comparison of voltage transfer gain in various topologies of DC/DC converters.

Types of converters	Duty cycle				
	0.5	0.6	0.7	0.8	0.9
Boost converter	2	2.5	3.33	5	10
Positive output super lift elementary main series converter	3	3.5	4.33	6	11
Positive output super lift elementary additional series converter	5	6	7.66	11	21
Split capacitor type positive output elementary additional series super lift converter	6	7	8.66	12	22




Figure-15. Graphical representation of output voltage Vs duty cycle in various topologies of DC/DC converters.

CONCLUSIONS

This paper has successfully illustrated the design, analysis and suitability of PI controller for split capacitor type elementary additional series positive output super lift converter. The splitting of the input capacitor in elementary additional series positive output super lift converter (SEPOSLC) increase the voltage, transfer gain in higher proportion. Due to the time variations and switching nature of the power converters, their dynamic behavior becomes highly non-linear. The simulation based performance analysis of a PI controlled split capacitor type elementary additional positive output super lift converter circuit has been presented along with its state space averaged model. The PI control scheme has been studied for transient region, line and load regulations, and steady state region and also with circuit component variations and it is found that it is proved to be robust.

**REFERENCES**

- [1] F.L. Luo and H. Ye. 2003. Positive output super lift converters. IEEE Transaction on power electronics. 18(1): 105-113, January.
- [2] LUO F.L. 1998. Luo converters-voltage lift technique. Proceedings of the IEEE Power Electronics special conference IEEE-PESC'98, Fukuoka, Japan. 17-22 May. pp. 1783-1789.
- [3] LUO F.L. 1998. Luo converters-voltage lift technique (negative output). Proceedings of the 2nd World Energy System international conference WES'98, Toronto, Canada. 19-22 May. pp. 253-260.
- [4] LUO F.L. 1998. Re-lift converter: design, test, simulation and stability analysis. IEE Proc. Electr. Power Appl. 145(4): 315-325.
- [5] Fang Lin Luo and Hong Ye. Advanced DC/DC Converters. CRC Press, London, U.K.
- [6] Katsuhiko Ogata. Modern Control Engg. Prentice-Hall of India Private Limited, New Delhi, India. 3rd Edition.
- [7] K. Rameshkumar and S. Jeevanantham. 2010. PI Control for positive output elementary super lift lu converter. World Academy of Science, Engineering and Technology. 63 2010, pp. 732-737, March.
- [8] P. Comines and N. Munro. 2002. PID controllers: recent tuning methods and design to specification. In: IEEE Proc. Control Theory Application. 149(1): 46-53, January.
- [9] R. Middlebrook and S. Cuk. 1977. A General Unified Approach to Modeling Switching-Converter Power Stages. International Journal of Electronics. 42(6): 521-550, June.
- [10] R. Kayalvizhi, S.P. Natarajan and AnnRosella. 2005. Design and simulation of PI controller for postive output elementary Luo converter. Annamalai University, Journal of Engineering and Technology, AUJET. pp. 90-93.