ABSTRACT

Applications of Digital Image Processing (DIP) have become common in our day to day life. Exploitation of digital image processing systems for real time applications indeed requires efficient computing techniques., the proposed algorithm mainly focuses on Very Large Scale Integration (VLSI) chip based implementation of digital image processing applications since it suits better for real time processing. The proposed method VLSI implementation for interesting applications such as identification the pest affected or not affected crops in the agriculture field. But farmers used fertilizer at certain period of time at field crops growth. These crops are purchased by the customers without any knowledge. All the fertilizers are made from chemicals. These chemicals affect the human health. To overcome all the problems mentioned above, a system is proposed with high computation speed in this research work. This will help the customers as well as farmers in the agriculture field.

SYSTEM IMPLEMENTATION

For this reason, previous studies, concerning the VLSI architecture of low-complexity and low-memory requirement color interpolation algorithms were conducted. Implemented a high speed image processor by VLSI technique [8]. The throughput achieves a real-time process of 30 frames per second. Although this study proposed a high-quality and high-throughput color interpolation processor, the chip area and power consumption of this design are quite few. Moreover, it demands a frame memory to buffer the input CFA image. An efficient color interpolation processor based on edge-direction weighting and local gain approach techniques [4].

3. PROPOSED METHOD

The proposed novel color interpolation algorithm is composed of low-complexity edge detection, a green
color interpolation, and red-blue color interpolation techniques. Each color is interpolated by different methodologies according to the relative locations and reference neighboring samples as shown in which the $BRg(i, j)$ and $RBg(i, j)$ represent that the green color pixel $g(i, j)$ was interpolated and prepared when it interpolates $R(i, j)$ and $B(i, j)$.

**Figure-1.** General block diagram of identifies the pest affected crops.

Figure-1 shows, to identify the pest affected crops in the agriculture field. There three modules are involved in the process module 1 represents edge detection, filtering, resizing and that image converted into hexadecimal value. Module 2 represents compare the two images using edge mapping algorithm to identify the corrupted image and the module 3 represents FPGA kit to implement to VLSI Design.

### 3.1 Module 1

**Figure-2.** General block diagram for Module 1.

Figure-2 shows, the performance of this design was improved by a pipeline schedule and time-sharing techniques. Although the local gain that is obtained by the edge-direction weighting information, it can efficiently improve the quality of the interpolated images. It is necessary to use two division and three multiplication operations to obtain the edge-direction weighting and local gain information. For VLSI implementation, the chip area was greatly increased by realizing these dividers and multipliers due to the high complexity and hardware cost.

### 3.2 Module 2

**Figure-3.** General block diagram for Module 2 to identify corrupted image.

**Figure-4.** General block diagram for Module 2 to identify corrected image.

Figure-8 and Figure-9 shows, that identify the image is corrected or not. There loading image is sample iamge1 and the testing images are sample image 2 and sample image 3. Using edge mapping algorithm, the software tools MATLAB and MODELSIM are used to identify the image is corrupted or corrected.

### 3.3 Module 3

**Figure-5.** General block diagram for Module 3.

Figure-5 shows, which consist of high resolution CCD camera, RS-232 cable and FPGA unit. Here, CCD camera is working as an image acquisition unit. RS-232
cable connects the FPGA system and camera. VLSI implementation of digital image processing in real time
image applications.

4. RESULTS AND DISCUSSIONS

In sample 1 image (original image pest not affected) that’s resize 256X256 pixel values. Then edge
detection and the filter based compensation techniques are introduced. This process to identify the PSNR value of the
sample 1 image as well as image that converted into hexadecimal value.

Sample images converted into hexadecimal value.
That created a text file document in the coding folder. The text file document is used to compare the image in the
modelsim software.

Figure-9. Sample 3 image converted into Hexadecimal value.

Figure-10. Compile the process of proposed system.
To compare the loading image and checking image. Then identify the checking image is corrupted image. Using the Modelsim (Mentor Graphics) software.

Figure-11. Output of corrupted image.

To compare the loading image and checking image. Then identify the checking image is corrected image. Using the Modelsim (Mentor Graphics) software.

Figure-12. Output of corrected image.

Figure-13. Power analyzer summary.

Figure-14. RTL viewer.
To determine, to analyze the Power of the given image, the power value is depend on the device configurations and thermal power configurations. the Resistor Transfer Level of the given image. RTLviewer consists of the number of adder, number of multipliers, number of signed multipliers, the maximum frequency value of the given image. Frequency is inversely proportional to timing analysis, using the Quartus II software.

5. CONCLUSIONS

In this paper, a novel color interpolation algorithm is proposed to develop a low-power, high performance for real-time image applications. Here real time images are pest affected crops and non affected crops. An anisotropic weighting model, an edge detector, Laplacian and sharpening filters have been used to reduce the memory requirement and improve the quality of the images.

The proposed system will be implementing on Cyclone-III FPGA kit for real time implementations.

REFERENCES


