A REVIEW OF DEVELOPING LOW NOISE AMPLIFIER INTEGRATED NOTCH FILTER FOR VARIOUS TYPE OF APPLICATION

Nasrullah Saifullah, Zahriladha Zakaria, Azahari Salleh, Siti Rosmaniza Ab Rashid and Muhamad Fadhli

Microwave Research Group, Centre for Telecommunication Research and Innovation (CeTRI), Faculty of Electronics and Computer Engineering, Universiti Teknikal Malaysia Melaka (UTeM), Durian Tunggal, Melaka, Malaysia
E-Mail: nasrul_saiful91@yahoo.com

ABSTRACT

Nowadays, a number of low noise amplifiers have been developed to cover a multifunction capability such as Ultra wideband system, noise rejection and image rejection WLAN standard, GSM and others. Low noise amplifier is the one of important part in receiver. However, the integration of notch filter will introduce the multifunction which amplify and attenuate at single device. The notch filter commonly used as band rejection to remove unwanted frequency band so it could prevent for interference with other application. This paper presents a compilation of important review about design of low noise amplifier integrated notch filter and a regular low noise amplifier in term of various type of method, circuit, topology, matching technique and materials to cover various types of applications. Parameter reviewed for each paper is based on gain, input return loss and noise figure. In this particular review, hopefully that a greater knowledge of low noise amplifier concept might be developed thereby can have a better future.

Keywords: low noise amplifier, UWB, notch filter.

INTRODUCTION

Wireless technologies is fast growing and lots of standard involve is introduced. Most of the wireless is used as communication started with Global System for Mobile Communications (GSM), Wireless Local Area Network (WLAN), Worldwide Interoperability for Microwave Access (WiMAX) and the latest is Long Term Evolution (LTE).

Currently, the emerging wireless technologies require multifunction capabilities which a device that capable of running two or more function in a single device. In term of receiver, the need of multifunction is to support a function of amplifying and attenuating the received signal in a single device. Amplifying function is referred to amplifier and attenuating is referred to filter. The research of combining the functions leads to development of low noise amplifier with integrated notch filter.

A conventional based receiver consists of band pass filter and low noise amplifier which connected using external wires as shown in Figure-1. The uses of passive filter generally suffer from higher insertion loss due to the substrate and metal losses. Usually, band filtering is done by passive filter components such as SAW filters placed between the antenna and the receiver [1]. This loss will directly influence the NF of the system. However, the use of low noise amplifier with integrated notch filter (Figure-2) capable on reducing the size of the interface of the receiver and reduce the overall cost on designing the receiver while the noise can be minimize by the use of active notch filters as to improve the Q - factor[2]. Moreover, it can be designed more flexible in terms of tenability TX frequency and demanded selectivity, respectively and depending on the chosen structure the filter can be switched off to save power.

Low noise amplifier integrated notch filter was first developed on 2005 [11]. The development continues...
to rise until now with different method and matching technique to cover lots of application. Low noise amplifier with notch filter for Ultra-wideband system is the most popular design [1], [2], [3], [7-10]. Most of the notch filter design is focused on band rejection of 5-6 GHz which used on 802.11b WLAN standard. The notch filter also used to design multiband low noise amplifier which support multifunction capabilities [4], [6]. However, the entire low noise amplifier integrated notch filter is currently designed on CMOS process only but not on microstrip technology. To design low noise amplifier with microstrip technology, a suitable transistor need to be identified for specific application and desired noise figure and gain of the low noise amplifier. Furthermore, the substrate of the low noise amplifier also needs to figure out in order to achieve optimum performance. However, there are several design of standard low noise amplifier using microstrip technology is presented [35-43].

**LITERATURE REVIEW**

**Development of low noise amplifier integrated notch filter**

Development of low noise amplifier with integration of notch filter is presented in Table-1. The design entirely is based on CMOS process. Most of the design used as band rejection for UWB systems whiles other focus on creating multi-standard low noise amplifier.

<table>
<thead>
<tr>
<th>No.</th>
<th>Paper</th>
<th>Year, Authors</th>
<th>Frequency (GHz)</th>
<th>Technology</th>
<th>Circuit topology</th>
<th>NF (dB)</th>
<th>S11 (dB)</th>
<th>S21 (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A 1.3 V, 65nm CMOS, Coilless Combined Feedback LNA with Integrated Single Coil Notch Filter</td>
<td>(2009) D. Bormann</td>
<td>1.73 UMTS, WCDMA</td>
<td>65nm CMOS</td>
<td>inductor-less two-stage feedback LNA</td>
<td>4</td>
<td>&lt;-10</td>
<td>21.8</td>
</tr>
<tr>
<td>2</td>
<td>A Multi-band CMOS Low Noise Amplifier for Multi-standard Wireless Receivers</td>
<td>(2007) C. W.Ang</td>
<td>(0.945) (2.4)</td>
<td>0.18µm CMOS</td>
<td>3-stage wideband LNA and 2 notch filters</td>
<td>(4.7) (4.43)</td>
<td>(-7) (18)</td>
<td>(25)</td>
</tr>
<tr>
<td>3</td>
<td>0.18µm CMOS Low-Noise Amplifier with two 2nd-order notch filters for Ultra-Wideband Wireless Receiver</td>
<td>(2007) C. C. Huang</td>
<td>(3.1 -4.9) (6.2 – 10.2)</td>
<td>0.18µm CMOS</td>
<td>2-stages shunt-peaked with notch filter</td>
<td>(2.5 –3.3) (2.8–4.6)</td>
<td>(&lt;-8.6) (&lt;6.4)</td>
<td>(12.2<del>13.1) (12.2</del>15.5)</td>
</tr>
<tr>
<td>4</td>
<td>Design of Low Power CMOS LNA with Current-Reused and Notch Filter Topology for DS-UWB Application</td>
<td>(2012) M. T. Hsu</td>
<td>(3.1 – 5) (6 – 10.6)</td>
<td>0.18µm CMOS</td>
<td>2-stages common source, Current reuse</td>
<td>(5) (6.3)</td>
<td>&lt;10</td>
<td>(15) (11)</td>
</tr>
<tr>
<td>5</td>
<td>Design of a Low Noise Amplifier with Integrated Notch Filter for Interference Rejection in Ultra-Wideband Systems</td>
<td>(2011) N. Koirala</td>
<td>(3.1 – 5.5) (5.7 – 10.6)</td>
<td>0.18µm CMOS</td>
<td>2-stages cascode and cascade stage, interstage LC component</td>
<td>3.5</td>
<td>&gt;7</td>
<td>&gt;17</td>
</tr>
<tr>
<td>6</td>
<td>A 20 GHz 1.9 dB NF LNA with Distributed Notch Filtering for VSAT Applications</td>
<td>(2014) C. Lu</td>
<td>(25 – 35)</td>
<td>0.25µm SiGe:C BiCMOS</td>
<td>two-stage single-ended</td>
<td>1.9</td>
<td>---</td>
<td>27.4</td>
</tr>
<tr>
<td>7</td>
<td>An Ultra-Wideband LNA with Notch Filter</td>
<td>(2007) R. M. Weng</td>
<td>3.3 - 11</td>
<td>0.18µm CMOS</td>
<td>Common gate low noise amplifier with notch filter</td>
<td>5</td>
<td>&lt;10</td>
<td>11.5</td>
</tr>
</tbody>
</table>
Several researches on low noise amplifier integrated notch filter have been investigated. Most of the design of the low noise amplifier uses 0.18 µm CMOS process. For author C. Cheng (2007) [3], the design of low noise amplifier consist of wideband input impedances matching network, two stage cascade amplifiers with shunt-peaked load and integration of two 2nd-order notch filters. The simulation is based on TSMC 0.18µm standard RF CMOS process. The uses of shunt-peaked amplifier is because it easy to reach wideband bandwidth and eliminates the Miller effect on input transistor to achieve high frequency performance. The frequency band is divided into upper band and lower band which is 3.1 - 4.9 GHz to 6.2-10.2 GHz. The advantages of using notch filter are to create a rejection band between 5 - 6 GHz to prevent interference between other devices. However, the authors compared the low noise amplifier with other design and find out that the power consumption of the low noise amplifier is quite higher which is 21.9 mW.

M. T. Hsu (2012), managed to design a low power Low Noise Amplifier with second stage with integration of notch filter for DS-UWB application [4]. Authors implement the method of current reuse structure in order to reduce the power consumption and integration of active second order notch filter to produce band rejection in 5 - 6 GHz frequency band. Authors divided the design into four parts which is input impedance matching, Noise analysis, Gain Analysis and Notch Filter. The use of common gate matching network is to achieve low and stable 50 Ω input matching, flat gain with sufficient linearity and low power consumption. Authors introduced the noise analysis to analyze the noise characteristic of the CGLNA by adding noise source to the small-signal equivalent circuit. In Gain Analysis, authors introduced the use of two-stage cascade architecture which is to achieve enough power gain and bandwidth. The first stage is designed resonate at the lower band, and the second stage is to resonate at the higher band. To achieve a flatness power gain, author implemented the inter-stage matching network.

In N. Koirala (2011), the authors introduced a fully integrated 0.18 µm CMOS Low Noise Amplifier with Notch filter for interference rejection at 5 - 6 GHz in UWB systems [5]. The circuit topology implemented by authors is by using two -stages cascade and cascade stage with inter-stage LC component while notch filter comprises a series LC resonance circuit which with a resistance cancelation approach yields excellent attenuating characteristics. The matching used is shunt resistive feedback in order to achieve good input matching and low noise figure. Author stated that in order to obtain the high value of Q factor, the value of R need to be cancelled. Author introduced the use of Q-enhanced technique to utilize the negative gms cells which produce the negative resistance. This would compensate the losses of the LC circuit and boost Q of the lossy circuit. Authors divided the LNA design into two major stages which is cascade and cascade stages. For input stage, the cascade amplifier with resistive shunt feedback is used because of high reverse isolation and frequency response. For the second stage, authors implemented a common source amplifier with shunt inductive peaking to achieve high gain at high frequency and resistive shunt feedback to extend the bandwidth. The maximum gain achieved from 3.1 - 10.6 GHz is 18dB with minimum Noise Figure of 3.5 dB. The input return loss S11, is >7 dB with attenuation at rejection section ≥25 dB. The only disadvantage of the design is the low noise amplifier consumed high power which is 60mW.

A Low Noise Amplifier with integrated notch filter is demonstrated by D. Bormann (2009) [1]. The authors used a coilless two - stages low noise amplifier with capacitive feedback with implementation of Q - enhanced notch filter. The circuit can be used in FDD system such as UMTS or WCDMA without additional off-chip interstage filter. Since gain is not the main parameter for low noise amplifier, authors used shunt - shunt feedback which decreases the gain but increase the stability and linearity. In addition, the input impedance implemented feedback capacitor and load capacitance which turned the input impedance from the purely capacitive into less capacitive and more resistive impedance. For the notch filter, the Q - enhanced notch filter is connected to the first stage thus the circuit can be kept very simple compared with complex linearization circuitry which introduces more noise. Author introduced a differential common source stage at the second stage which also consists of vertical parallel plate as a feedback
connected at the output. Differential common source provides open loop gain which used to achieve sufficient real part of input impedance. Authors stated that he notch filter operates by drawing all current from the cascode output stage at the system’s own transmit frequency while introducing high impedance at all other frequencies which consist of series resonator build up from capacitor and inductor. This notch filter topology is crucial because a simple notch filter consist low selectivity at frequency offset as demanded by UMTS application.

C. Lu, M. K. M. Kammerer, R. Mahmoudi, P. G. M. Baltus (2014), designed a 20 GHz low noise amplifier with notch filtering which filter the frequency band from 27.5 GHz to 31 GHz by using 0.25 µm SiGe: CBiCMOS technology [6]. Authors decided to implement the notch filter at different stages in order to have minor impact on the noise figure while gaining high rejection around 30 GHz. The authors use two-stage single ended filtering which consists of cascode stage. In order to improve the linearity, the cascode stage is implemented with common emitter output stage. The transistor sized is rescaled to have the optimal noise resistance and the use of degeneration inductor will increase the input resistance to 50 Ω. The author uses the series inductance at the input which turns to achieve a simultaneous noise and power matching. In addition, the method also simplifies the input matching. The filter is implemented by using parallel LC lumped filter in series at the input matching. The second filter is combined before the cascode transistor. Further notch filtering is done between the first and second stage by using shunt series LC and series parallel LC filter. The Figure-3a and Figure-3b show the comparison between schematic diagrams of LNA with notch filter and without any filter while Figures 3c and 3d shows the gain and noise figure comparison between each respective. The gain is attenuated at desired band by using notch filter filtering compared with without filtering that does not affect the gain.

An ultra-Wideband common - gate low noise amplifier with notch filter was developed by R. M. Weng, R. C. Kuo, P. C. Ling (2007) by using stagger tuning technique of two stages with different resonant frequencies [7]. Authors stated that the notch filter that been used is extremely high quality factor which provide deep rejection ratio to remove the in-band interference. Authors also used 0.18 µm CMOS process technology for simulation. Authors divided the part of designing low noise amplifier into two parts which is the UWB LNA and two-order active notch filter. For the UWB LNA, the authors implemented the common gate at the input stage and
cascaded with different resonance frequencies. The uses of stagger tuning technique is to exhibit a bandpass like frequency response having maximal flatness around the centre frequency while the uses of common gate because it gas inherent wideband operating performance, good input-output isolation and better electrostatic discharge compared with common source. The spiral inductor is chosen by the authors because of its relatively high Q factor. In second part, authors use the small-signal equivalent circuit of notch filter. However, the minimum noise figure achieved by the low noise amplifier is considerable higher compared with other low noise amplifier. The S - Parameter simulation is shown in Figure-4(a) and Figure-4(b).

The notch filter can be designed to be tunable. This is shown by K. A. Townsend, L. Belostotski, J. W. Haslett and J. Nielsen which designed low noise amplifier with integrated tunable notch filter for UWB receivers [10]. The design consists of two - stages low noise amplifier. The first stages claims to achieved wideband input match while the second stage is uses to implement the bridged - T filter for interferer cancellation. The fabrication process chosen by the author is 0.18 μm CMOS. Authors claimed that the notch filter capable to tune from 3.5 GHz to 7.0 GHz with more than 40 dB of rejection. The first stage of the front-end is designed using cascaded by relying on transistor gate-drain parasitic capacitance to produce multiple matching mechanisms. the devices is stacked to produce the same effect while reducing current draw while the inductor use to isolate input device from transistor pair. For the notch filter, the use of bridged-T as a band rejection structure and the cancellation of notch frequencies can by determine by the value of R. Discrete tuning is enabled using a binary-weighted capacitive array with switches realized using multi-fingered NMOS devices.

Development of low noise amplifier with CMOS technology

Development of low noise amplifier by using CMOS technology is reviewed below. Several type of topology is implemented on the design in order to achieve the requirement for each application.

A design of low noise amplifier is improved by using body biased technique which is presented by J. Asmussen (2010) [16]. The advantages of using body biased are to decrease the supply voltage yet maintaining the current requirement and hence lower the power consumption. Authors implemented two cascaded stages which operating at two nearby frequencies to achieve wideband effect. The use of input shunt feedback is to achieve better input matching yet increasing the bandwidth cover by the low noise amplifier. Authors mention that the first stage is designed with both inductive degeneration and input shunt feedback in order to achieve better input matching and low noise figure. The second stage claims to provide gain. However, the linearity achieve is quite lower compared with other design stated in the paper.

A Distributed Amplifier (DA) with low power, low noise and high gain for UWB is proposed by I. C. Chen (2010) [18]. The authors proposed a two stages DA implemented with current - reused technique and peaking inductor for the first stage while RL terminating network and under - damped Q factor for second stage in order to achieve low power consumption with flat and high gain. The advantages of DA which initially wide bandwidth is commonly used on designing LNA for UWB systems. Authors stated that the issue occurs while designing the DA is the use of parasitic capacitor to accomplish more power gain may reduce the bandwidth. In order to overcome the problem, the used of parasitic capacitor with inductors achieved input matching. So there are no needs to factor the effect of parasitic capacitor. In order to achieve flat and low noise figure, RL terminating network is used for gate transmission line which to reduce the main contributor of noise while suffering only insignificant degradation of input matching. The authors claim that the proposed DA has advantages of highest power gain, lowest noise and low power dissipation compared with other research listed in the paper.
A design of UWB LNA based on simple resistive shunt feedback technique is presented by X. Guan (2011) [29]. The design is claimed to perform well over the entire UWB band which is from 3.1 - 10.6 GHz. The design of LNA consist of two stage where the first stage has two transistor connected in cascode with a resistive shunt feedback and contain loading element in formed by the resistor parallel with the inductor. The loading element is important because the input impedance also depends on it. The second stage implements a source follower which contributes to the output matching and provides enough current to drive a 50 Ω load. Authors stated that the simplicity if the design make possible low power consumption, low noise figure, high linearity.

### Development of low noise amplifier using microstrip technology

Development of low noise amplifier by using microstrip technology is reviewed below. In order to design the low noise amplifier using microstrip technology, it is required to identify a suitable transistor for desired application. The methodology on designing low noise amplifier is different between CMOS technology and microstrip technology.

C. L. Mayberry managed to design a low noise amplifier at 6 GHz using microstrip matching at the input and output using Duroid RO3006 substrate circuit board with pHEMTGaAs FET from Sirenza Microdevices [33]. The step on designing low noise amplifier by using microstrip technology is different compared with CMOS process technology. The author divided the step on designing the low noise amplifier into three parts which is stability consideration, initial analysis, minimum noise figure design and final design. In stability consideration part, the stability of the transistor is calculated in term of Rollet stability factor, K and delta. The author found that the stability of the transistor is 1.05 and delta is 0.25 and by referring to K > 1 and |Δ| <1, this make it unconditionally stable. Next, the initial analysis is conducted by analyze the performance limit of each parameter in term of calculation and graphically on Smith Chart. Author achieves to get 0.7 dB of minimum noise figure at 6 GHz and optimal reflection coefficient of 0.28∠179° from datasheet. The analysis is continued by calculating various types of gain such as maximum stable gain and maximum transducer gain. The value of VSWR is calculated and plotted into Smith Chart in order to identify a balanced VSWR\textsubscript{IN} and VSWR\textsubscript{OUT}. Author continued to design the low noise amplifier into microstrip line by using Advanced Design System (ADS) software. Author decided to use single stub matching network which is the easiest matching network and easy to fabricated. The calculation involving the microstrip line is conducted using Smith Chart. Lastly, the optimization process is conducted to achieve optimum design of low noise amplifier by using ADS software. The final schematic of the optimized low noise amplifier is shown on Figure-5.

![Figure-5. The final schematic of the optimized low noise amplifier.](image)

The comparison between the ideal passive component and passive component implemented with microstrip is carried out by L. Daniel and M. Terrovitis (1999) in designing Broadband low noise amplifier [34]. Authors decided to implement two - stages low noise amplifier that cover through 3 GHz to 9 GHz by using GaAs MESFET transistor. Authors implemented common source topology by employing simplified small signal transistor model. A resonant circuit was employed by the authors in order to achieve a broadband matching of the generator impedance to the optimal source impedance which generate minimum noise figure. To reduce the minimum noise figure and increasing the VSWR, inductive degeneration technique is used which modify the input impedance. The two stage low noise amplifier is designed with both methods which is ideal passive component and passive component implemented with microstrip and the result is compared to identify which method is more optimum to implemented into the design. In order to convert the passive component into transmission line, the shunt capacitor is transformed in open stubs while the shunt inductor is transformed into shorted stub.

A design of two stages low noise amplifier in microstrip technology using active bias network for K-Band application is introduced by M. Challal, A. Azrar, and D. V. Janvier (2011) [35]. Authors stated that K – Band operate at 24.125 GHz frequency band. The first stages functioned to drive the noise figure while the second stage claimed to achieve required gain at desired noise figure. The topology implemented by the authors two stages LNA with single stub and standard lumped element which based on input, inter – stage and output matching network. The design are conducted using ADS software and implemented on RO4350B Rogers material substrate with ε\textsubscript{r}= 3.66 and thickness of 0.254 mm. Transistor decided to use high performance super low noise amplifier NE3514S02 which manufactured by NEC Technologies. Authors mention that the matching network of the LNA is designed on smith chart using single stub matching technique which to identify the length and width of the matching. In single stage, the design only focus on...
input matching and output matching but for multistage, it required to identify inter – stage matching network. Authors used LineCalc which is a tools that provided by ADS software to identify the physical dimension of the microstrip lines and stub which based on properties of substrate used and operating frequency. The disadvantages of the design are the parameter included in simulation is insufficient.

CONCLUSIONS

The integration of notch filter with low noise amplifier is rarely been research and develop. Various design is been reviewed and most of the design is based on CMOS process technology for various function and none of them is of microstrip technology. The used of CMOS process can be implemented on small device such as cell phone. However, the used of CMOS technology could introduce low power consumption but the process is expensive and hard to design. Thus, this could increase the cost of the product implemented by the chip. The use of microstrip technology could be implemented on large device such as radar, satellite and others. There are several low noise amplifier design is based on microstrip technology but none of them actually integrated with notch filter. An alternative technique on development of low noise amplifier with integrated notch filter with new topology by using microstrip technology can be proposed. The use of microstrip technology would reduce the cost of fabrication and easy to integrate into microwave circuit while applying the multifunction capability of amplifying and attenuating in a single device.

ACKNOWLEDGEMENT

The authors would like to thank UTeM for sponsoring this work under the research grant, UTeM, PJP/2013/FKEKK (41B)/20125.

REFERENCES


[18] I. C. Chen, J. R. Yang. 2010. 3-10 GHz CMOS distributed amplifier low power and high gain low noise amplifier for UWB systems. TENCON.


